

11/05/99
JCS600 U.S. PTO

Attorney Docket No. 1675B.1A.1

APPLICATION FOR U.S. PATENT
TRANSMITTAL FORM

The Commissioner of Patents and Trademarks
Washington, D.C. 20231

JCS675 U.S. PTO
09/434985
11/05/99

Sir:
Transmitted herewith for filing is the patent application
of:
Inventor(s) Ionel Jitaru

For: Low Noise Full Integrated Multilayers Magnetic For Power
Converters
[X] Utility [] Design [] Plant

Enclosed are:

- (1) 6 sheet(s) of formal drawings;
- (2) Specification with claims;
- (3) Application for U.S. Patent, Declaration, and Power of Attorney;
- (4) A duplicate copy of this form;
- (5) Check Number 3203 for the amount of \$ 420.00 ;
- (6) Verified Statement (Declaration) Claiming Small Entity;
- (7) Assignment (Including form PTO-1595);

Payment is based on the following calculations (37 C.F.R. 1.16):

BASIC FILING FEE \$ 380.00

(X) Small Entity @ \$380.00
() NOT Small Entity @ \$760.00

NUMBER OF INDEPENDENT CLAIMS 2
Number in excess of 3: 0 \$ 0.00

(X) Small Entity @ \$39.00 each
() NOT Small Entity @ \$78.00 each

NUMBER OF CLAIMS 15
Number in excess of 20: 0 \$ 0.00
(X) Small Entity @ \$9.00 each
() NOT Small Entity @ \$18.00 each

NUMBER OF MULTIPLE DEPENDENT CLAIMS 0 ... \$ 0.00
() Small Entity @ \$130.00
() NOT Small Entity @ \$260.00

ASSIGNMENT RECORDATION FEE (\$40.00) \$ 40.00

TOTAL: \$ 420.00

All correspondence relating to this application may be addressed to the undersigned at:

Mark E. Ogram
8040 S. Kolb Road
Tucson, AZ 85706

M E

Mark E. Ogram
Attorney for Applicant

11/05/99

Date
Reg. No. 30343
(520) 574-3399

CERTIFICATE OF MAILING BY "EXPRESS MAIL"
"Express Mail" Mailing Label No. EL 401283485US

Date of Deposit: 11/5/99

I hereby certify that this New Patent Application and Fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Dated: 11/5/99

Sybil H. Radel

Sybil H. Radel

VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY
STATUS (37 CFR 1.9(f)) - SMALL BUSINESS CONCERN

As the legal representative of Rompower Inc. a corporation under the laws of the State of Arizona, located at 4400 E. Broadway, ste. 414 Tucson, Arizona 85711, I hereby declare that it is a Small Business Concern, as defined in 37 CFR 1.9(d), for purposes of paying reduced fees under section 41(a) and (b) of Title 35, United States Code with regard to the invention entitled: Low Noise Full Intergrated Multlayer Magnetic For Power Converters, and filed Contemporaneously.

I further declare that exclusive rights to the invention have been conveyed to and remain with the above identified small business concern.

The Small Business above acknowledges its duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate (37 CFR 1.28(b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Signature:  Date: 11/05/1997
Name of Person Signing: Ionel Jitaru
Title: Low Noise Full Intergrated Multlayers Magnetic For Power Converters

Address: 4400 E. Broadway, ste 414
Tucson, Arizona 85711

PATENT APPLICATION

LOW NOISE FULL INTEGRATED MULTILAYERS MAGNETIC
FOR POWER CONVERTERS

Inventor
Ionel Jitaru
2378 N. Sun Lake Place
Tucson, Arizona 85769

Docket No. 1675B.1A.1

"SPEC675B.1A1"

Nov. 4, 1999

RECEIVED
U.S. PATENT AND TRADEMARK OFFICE
NOV 10 1999

1
2
3
4
5
6
7
8
9
10
11
12
13
14

LOW NOISE FULL INTEGRATED MULTILAYERS MAGNETIC FOR POWER CONVERTERS

BACKGROUND OF INVENTION

This is a continuation of United States Patent application serial number 08/351,943, filed on December 8, 1994, and entitled "Low Noise Full Integrated Multilayer Magnetic for Power Converters".

This invention relates to DC-to-DC converters, DC-to-AC, AC-to-AC and AC-to-DC converters. The major characteristic of this power conversion technique is that all the magnetic elements are implemented on the same multilayers structure, and the power transfer is made highly efficient and by minimizing the common mode noise..

There is a continuing industry demand for increasing power density, which means more power transferred in a given volume. A method for increasing the power transfer through the converter is to increase the switching frequency in order to minimize the size of magnetic and the capacitors. Using prior art topologies such as forward or flyback, which employ "hard" switching techniques, makes high frequency operation less efficient. The switching losses associated with switch elements, which turn on when there is a voltage across them, are proportional with the

1 switching frequency. An increase in switching frequency leads to an increase in switching losses
2 and an increase in level of electromagnetic interference (EMI).

3 In order to overcome limitations in switching speeds, the prior art has devised a new family of
4 resonant and quasi-resonant converters. In the case of quasi-resonant converters, the prior art
5 technique consists of shaping the current or voltage to become half-sinusoidal and to perform the
6 switching when the current or voltage reaches zero. The reactive elements, which contribute to
7 shaping the current or voltage, are part of the basic circuit and are considered undesirable in
8 classic topologies. An example of one such circuit can be found in Vinciarelli, "Forward
9 Converter Switching at Zero Current", U.S. Patent 4,415,959. The technique utilized by
10 Vinciarelli consists of adding a resonant capacitor across the fly wheeling diode to create a
11 resonant circuit in combination with the leakage inductance of the transformer. During the ON
12 time of the main switch, a current charges the resonant capacitor. When the current reaches zero,
13 the main switch turns OFF in the primary of the transformer. The output inductor discharges the
14 resonant capacitor, transferring the energy to the load. This topology exhibits several drawbacks
15 which limit its utilization to power under 200W.

16 An other family of quasi-resonant converters which switch at zero voltage is described by F.C.
17 Lee in high Frequency Power Conversion International Proceedings (April 1987), Intertec
18 Communications, Ventura, California. These prior art circuits operate similarly to those described
19 above with the exception that the main switch turns ON and OFF at zero voltage. This has the
20 advantage across the main switch and the frequency modulation which is required for controlling
21 the output power makes this topology unattractive.

22 New topologies structures which are referred to as "Soft transitions Technologies" were

1 developed, in order to eliminate the limitations associated with Quasi-resonant and resonant
2 converters, but still maintaining the advantage of soft commutations for the switching elements.
3 Such technologies are described by Mr. Jitaru in "Fixed Frequency Single Ended Forward
4 Converter Switching at Zero Voltage" U.S. Patent # 5,126,931 and in Square Wave Converter
5 having an Improved Zero Voltage Switching Operation: U.S. Patent # 5,231,563. Using these
6 topologies the converter operates at constant frequency, modulating the power by varying the
7 duty cycle, the current and voltages on the switching elements are square-wave to decrease the
8 current and voltages stress, the transitions are done at zero voltage conditions, and the power is
9 transferred to the output, both during the ON time and OFF time.

10 These latest topologies have proven superior in respect of efficiency over the previous resonant
11 and Quasi-resonant topologies have proven superior in respect of efficiency over the previous
12 resonant topologies. However, the parasitic elements of the circuit such as leakage inductance
13 and stray inductance, will negatively affect the efficiency due the circulating energy contained in
14 these parasitic elements. Due to the inter winding capacitance of the transformer the common
15 mode noise will be injected into the secondary. In planar, low profile magnetic required for low
16 profile packaging the inter-winding capacitance is larger, and as result the common mode noise
17 injected via these parasitic capacitance is larger.

1 **Brief Summary of the Invention**

2 The invention offers a construction technique of the main transformer which also extends
3 to all the magnetic elements, wherein the parasitic elements of the circuit are minimized. In the
4 same time the common mode current injected to the secondary via the inter winding capacitance is
5 reduced and even eliminated . The construction technique claimed in this inventions offers a
6 simple and low cost method in further suppressing the differential and common mode noise at the
7 converter level. This novel construction technique offers an avenue in increasing the power
8 density of the converter and allows full compliance with the safety agencies.

9 The planar multilayers magnetic is characterized by the use of flat copper spirals located on
10 separate dielectric layers. Each layer can contain one turn or multiple spiral turns. The
11 interconnection between the layers can be done by vias or an interconnecting heater. The
12 insulator material can be laminated epoxy filled board, such as FR4 or different dialectic materials.
13 The planar multilayers structure has been described by Mr. Alex Estrov in "Power Transformer
14 Design for 1Mhz Resonant Converter" at High Frequency Power Conversion in 1986. However,
15 by decreasing the height of the planar magnetic the footprint will increase inn order to maintain
16 the same winding resistance . This will sacrifice the power density of the converter. In this
17 invention the transformer winding is winding is buried between minimum two layers of dialectic
18 and the space in top of the winding can be populated with surface mounted components for a
19 better volumetric efficiency. The invention claims several winding structures in a planar
20 transformer, designed to minimize the common mode noise. The inventions further claims a full
21 integrated multilayers structure in which all the magnetic elements are located on the same
22 multilayers structure. The winding arrangements in the input and output inductor are also

1 structured to minimize the common mode noise. It further utilizes the inter layers capacitance to
2 create a low impedance for the common mode and differential mode noise, and to short it back to
3 the source. To compensate for the common mode noise injected by the primary switching
4 elements into the common baseplate to the secondary, the invention claims a noise cancellation
5 technique by injecting into the secondary a common mode current of the same amplitude but in
6 opposite phase, through the common baseplate or through the multilayer structure. The invention
7 claims a packaging configurations in which some the components of the converter are surface
8 mounted, located on the same multilayers structure and for higher power applications cuts in the
9 multilayers structure are performed to allow for the body of the power components. The heat-
10 sink of the power components is connected to external heat-sinks.

1 **Brief Description of the Drawings**

2 **Figure 1** is a cross-section view of the buried multilayers magnetic for a better volumetric
3 efficiency.

4 **Figure 2** is a top view if the assembled power converter using full integrated multilayers
5 magnetic.

6 **Figure 3B** is an inner layer in the full integrated multilayers magnetic which contains a section of
7 the input filter, winding, a section of the transformer's secondary winding and a section of the
8 output inductor winding.

9 **Figure 4** depicts the injection of the common mode current through the primary to secondary
10 winding capacitance, due to the voltage gradient across the primary winding of the transformer.

11 **Figure 5** presents the effect of a shield between primary and secondary winding in order to
12 decrease the common mode current via the primary to secondary winding capacitance.

13 **Figure 6** presents the use of a differential mode and common mode input choke together with
14 two "Y" capacitors in order to reduce the common mode current flowing towards the input
15 source.

1 **Figure 7** presents a typical "sandwich" layer distribution in the transformer for a reduced leakage
2 inductance and a reduced ac copper losses.

3 **Figure 8** depicts a layer distribution aimed to decreased the common mode current injection to
4 the secondary, by locating the secondary layers in between "quiet" primary layers. Quiet primary
5 windings are those which exhibit a lower amplitude voltage swing in report to the primary
6 ground.

7 **Figure 9** presents a further common mode current reduction by using a shield between the
8 secondary and two "quiet" primary layers.

9 **Figure 10** presents a method for the cancellation of the common mode current into the secondary
10 by locating the secondary layers between the "quiet" layer connected to the input DC voltage
11 source and a "Noise cancellation winding" which creates a negative imagine of the common mode
12 current injected by the first layer.

13 **Figure 11** depicts a configuration in which the secondary windings are located between two
14 symmetrical auxiliary windings, which are wound in a such way to cancel the common mode
15 current injected to the secondary via the primary to secondary winding capacitance.

16 **Figure 12** presents a configuration in which the switching element is connected in the middle of
17 the primary winding, creating a perfect symmetry in which the common mode current injected into

1 the secondary winding via the primary to secondary capacitance is canceled.

2 **Figure 13** depicts a winding arrangement in a magnetic element designed to reduce the inter-
3 winding capacitance and for a better utilization of the copper. The width of each turns becomes
4 larger as one moves form the inside turn to the outermost turn. In this way the winding resistance
5 for the shorter turn can equal to the winding resistance for the longer turn. There is a shift
6 between the layers to minimize the capacitance in between two adjacent layers.

7
8 **Figure 14** presents a method of compliance with IEC950 in with three layers of core material are
9 used, for example FR4, between the primary winding and secondary winding.

10
11 **Figure 15** presents a second method of compliance with IEC950 wherein the core material in
12 between primary and secondary winding has to be thicker than .4 mm.

13
14 **Figure 16** depicts a method of compliance with safety agencies in which the magnetic core is
15 reported to the primary and the transformer does not have to be buried. The secondary winding
16 has to comply with the creepage distances in accordance with coating environment, based on the
RMS voltages measured in the transformer.

17 **Figure 17** presents a configuration in which multiple multilayers transformers on the same
multilayers structure are utilized for higher power applications or for a reduced number of layers.

1 **Detailed Description of the Preferred Embodiments**

2 The multilayers planar magnetic, in which the windings are continuous flat copper spirals
3 located on separate dielectric substrates, have been used before signal and data processing. In
4 power conversion filed the multilayers magnetic started to be used since 1986. However, there
5 are several limitation with multilayers magnetic which prevented this technology from a large
6 utilization. Decreasing the height of the magnetic, by utilizing flat winding leads to an increased
7 footprint. As a result a large portion of the board on which the multilayers planar magnetic is
8 mounted, cannot be used for another purpose , having a negative impact on the volumetric
9 efficiency. Another limitation associated with planar multilayers magnetic is the increased inter
10 winding capacitance, which leads to higher switching losses on the switching
11 elements and a larger common mode current injected to secondary via the capacitance between
12 primary and secondary winding . The parasitic elements such as the leakage inductance can be
13 decreased in planar multilayer technology, but there is still the negative effect of parasitic elements
14 associated with the interconnection pins. The interconnection pins will add to the cost of the
15 magnetic and also will contributed an increase in losses.

16 This now to Fig 1 wherein a methodology of the invention is illustrated . The planar windings of
17 the magnetic 8 are incorporated in an multilayers PCB structure 16. The top and bottom layer of
18 the multilayers board 16 are utilized for interconnection and for pads of power components 20, or
19 for shielding purposes or different other interconnections. By burying the magnetic winding
20 inside of multilayers construction the footprint of the magnetic is reduced to the footprint of the
21 core. this will allow a better utilization of the board, increasing also the power density. By
22 burying the magnetic inside of a epoxy filled multilayers structure such as multilayers PCB, the

1 creapage distances requirement in between the windings and the edge of the board or cuts will be
2 decreased. This is due to the fact that the spacing between primary and secondary inside of
3 multilayers PCB has to comply with the coating environment. These spacing are several times
4 smaller than those in the air.

5 Another advantage of this construction technique is the fact that the inter connection
6 between the magnetic elements, for example between the transformer and output choke are done
7 through the same multilayers PCB, eliminating the need for inter connection pins. The power
8 components can be located in top of the multilayers PCB, interconnecting with the magnetic
9 winding through vias, or can be located on an external heatsink, using cuts in the PCB tailored to
10 the body of power components as is depicted in Fig. 2. In Fig 2 is presented a full integrated
11 multilayers PCB structure which incorporates all the magnetic elements such as the input filter 10,
12 the main transformer 12, and the output choke 14. The body of the power components is
13 accommodated by using cuts in the multilayers PCB structure. The connection of power
14 components to the windings is done by through holes in which the terminals of the components
15 can be soldered to. For lower power levels the power components are located in top of the PCB
16 and through vias or large parallel pads a low thermal impedance is created to the bottom of the
17 multilayers PCB to which an external heatsink can be attached. The additional heatsink may not
18 be required if there is an air flow in top of the converter.

19 The magnetic core 18, will have its legs penetrating through the multilayers PCB. The core will
20 create a closed magnetic path with or without an air gap, function of the electrical topology which
21 utilized.

22 In figure 3A is presented the structure of a inner layer which contains a section of the input choke

1 winding 22 and a section of the primary winding 24 of the transformer. The cores of the input
2 choke 10, main transformer 12 and output choke 14, are penetrating through the multilayers PCB.
3 The vias 26, are designed to interconnect the winding from different layers. Some of the vias are
4 designed to interconnect the magnetic windings to the components located on top and bottom of
5 the multilayers PCB.

6 In figure 3B is presented the structure of a inner layer which contains a section of the
7 input choke winding 22, a section of the secondary winding of the transformer 28 and a section of
8 the winding of the output choke 30. The connection from the transformer to output choke is
9 done directly without supplementary interconnections. This will minimize the stray inductance
10 associated with the interconnection pins.

11 One of the novelty claimed by this invention is the integration of all the magnetic elements
12 on the same multilayers structure and for a better utilization of the space, the magnetic windings
13 are buried inside, allowing the top and bottom layer to be utilized for locating surface mounted
14 components. This leads to a very efficient utilization of the volume due to a three dimensional
15 utilization . This form of integration leads to a minimization of the interconnection impedance and
16 as result leads to a higher efficiency in power processing.

17 The multilayers PCB magnetic offers a good avenue in addressing the creapages and
18 clearance requirements demanded by the safety agencies. By burring the transformer inside of
19 PCB as is depicted in fig 14, the spacing between primary and secondary is determined in
20 accordance with the RMS voltages in transformer applied to a coating environment. These
21 spacing are several times smaller than those in the air . However, between primary and secondary
22 windings two or three layers of core material 92, 94, 96 is demanded, each two able to withstand

1 the dielectric test. Another method requires the core material between the primary and secondary
2 98, to be at least .4mm. The magnetic core can be reported to the primary or to the secondary. In
3 Fig 16 is presented a case in which the core is reported to the primary. The secondary winding
4 104 are buried inside and the distance from the secondary winding 104 to the edge of the core
5 slot has to comply with the creepage requirements for the RMS voltage measured in the
6 transformer. Using this method the primary winding 102 and the interconnecting vias do not have
7 to be buried in the multilayers PCB.

8 The AC voltage gradient across each turn of the winding is equal, but reported to the
9 input ground the amplitude of the voltage swing increases from the turn connected to the input
10 DC source to the maximum level to the turn connected to the switching element. As is depicted
11 in Fig. 4. the voltage swing 32 across the primary winding, injects a current in the secondary
12 winding 38 via the primary to secondary winding capacitance 34, 36. This current is further
13 flowing through the decoupling capacitor 40, through the earth ground 44, returning through the
14 connections of the input and output leads of the power supply and is a noise parameter that is
15 measured by the FCC and VDE.

16 One method in suppressing some of the common node noise is utilizing a shield 54, or two
17 located in between primary and secondary winding and connected to the input DC source or the
18 input ground. The method is depicted in Fig.5. The capacitance between the shield 54 and the
19 primary winding creates a low impedance path for the common mode current created by the AC
20 voltage across the primary winding 32. However the stray impedance of the shield itself will
21 create a voltage gradient across it which will inject a common mode current via the capacitance
22 56 between the shield and the secondary winding 38. This common mode current 42, is reduced

1 in comparison to the structure without the shield. However, the parasitic inductance of the
2 connection to the input DC source 46, is critical for shielding effectiveness. One of the major
3 drawback associated with the use of the shield is the fact that an increased parasitic capacitance
4 will be created across the primary winding and across the secondary winding. This will increase
5 the switching losses on the switching elements. This parasitic capacitance 52 will be in parallel
6 with the inter winding capacitance of the primary and the parasitic capacitance of the switch itself.
7 The switching losses will become more significant at higher operation frequency and for high
8 input voltage applications such as Off-line converters.

9 In Fig 7 is presented a winding arrangement in a converter in which the secondary
10 windings 80 are sandwiched between the primary windings. For simplicity, I consider that the
11 primary winding of the transformer is contained in four layers and the secondary winding in one
12 layer. The winding of layer 1 connected to the input voltage source 72, exhibit a lower voltage
13 swing reported to the input ground comparative to the winding 78 of layer 4 connected to the
14 switching element 70. In this particular case the voltage swing reported to the primary ground is
15 four times larger for layer 4, 78 than for the layer 1, 72. It is logical to locate the secondary 80 in
16 the vicinity of the "quiet" primary such as 72. However the secondary has to be located
17 symmetrically in between primary windings for two reasons. One reason is to minimize the
18 magnetic field intensity in between winding for lower AC copper loss, and the second reason is to
19 lower the leakage inductance between primary and secondary. In order to decrease the common
20 mode current injection into the secondary via the capacitance between primary winding to
21 secondary winding, and maintaining in the same time the sandwiched structure, the configuration
22 of Fig 8 is suggested. In Fig 8 the secondary winding is located between two "Quiet" layers. The

voltage swing across layer 1 is much smaller than the voltage swing across layer 3. This structure does not eliminate the common mode injection to the secondary but it will reduce it. The advantage of this configuration is the fact that it does not require any addition layer. In Figure 9 is presented a configuration in which two layers in top and bottom of the secondary are used as a shield. The location of the shield in vicinity of two "quiet" layers 1, 72 and layer 2, 74 will not increase significantly the parasitic capacitance across the primary winding. However two layers of the multilayers structure will be allocated to the shield.

A configuration which can reduce the common mode noise injection to the secondary to zero is depicted in Fig 10. In this configuration a noise cancellation winding 82, is added. The polarity of the voltage swing across this winding is in opposite to the polarity of the voltage swing across the wining in a layer 1. As result the common mode current injected into the secondary winding will be canceled. This method will require only one additional layer and if a perfect geometrical symmetry can be accomplished, the common mode current injected in the secondary can be totally canceled. The single drawback of this is the fact that one layer will be allocated just for the noise cancellation.

In Figure 11 is presented a configuration in which two layers are added, one in top and one in the bottom of the secondary winding. These windings have a common symmetrical connection which is connected to the input ground. The connection can be also to the input DC voltage source. The voltage swing across the winding 1, 84 and auxiliary winding 2, 86 will inject a common mode current into the secondary, but of the opposite polarity of each other. As a result the total common mode current injected to the secondary will be zero. These auxiliary windings can be utilized to provide power in the primary section such as the necessary bias

1 power, or can provide the power for the primary reported output.

2 Another path for the common mode current is through the capacitance between the
3 switching elements in the primary and in the secondary, and the baseplate. This applies for higher
4 power applications in which a common heatsink baseplate is used for the power components in
5 primary and secondary. Due to a large voltage swing of the power switch tab, this source of
6 common mode noise can be dominant. This invention claims a method for cancellation of the
7 common mode current produced by the switching elements. This is done by creating a
8 supplementary capacitor between secondary and the termination of the noise cancellation winding
9 not connected to the input DC source or input ground. The noise cancellation windings are
10 described in Fig. 10 and Fig 11. By properly tailoring this additional capacitance a current will be
11 injected into the secondary, of the same amplitude but in opposite phase to the current injected by
12 the switching elements to the secondary via the capacitance between the switches and the
13 baseplate. The additional capacitance between the noise cancellation winding and secondary can
14 be implemented in the metal baseplate or in the multilayers structure.

15 Another method which does not require supplementary layers for output common mode
16 noise cancellation is presented in figure 12. In this case the primary winding is symmetrically cut
17 in a half and the power switch is connecting to these sections. The voltage swing on the layers
18 which surrounds the secondary, layer 2, 74 and layer 3, 76, will have the same amplitude but will
19 be of opposite polarity. As a result the common mode noise injected into the secondary will be
20 zero.

21 The structures presented above will reduce the common mode noise injection to the
22 secondary via the inter winding capacitance of the transformer. However, if the common mode

1 noise will be generated by different circuitry or if a further reduction of common mode is required,
2 a supplementary common mode filter may be required. Such a structure is described in Fig 6. By
3 utilizing a EE or EI core gapped in the center leg, the input choke can exhibit a common mode
4 and a differential mode impedance. By using the outer legs of the Encore, two inductive elements
5 can be implemented in the PCB. The coupling in between these inductor will determine the CM
6 impedance, and it can be tailored by the gaping configuration of the core. For example, if there is
7 not a gap in the core, the coupling coefficient is $K = .071$. If there is 1 mill gap in all the legs,
8 $K = .276$. If only the center leg is gaped to 2 mil, $K = .724$. The common mode and differential
9 mode inductance can be tailored by properly gapping the core, and making sure that under all
10 loading conditions the core does not saturate. Utilizing full integrated multilayers PCB, the cost
11 of the input EMI filter is reduced to the cost of the magnetic core. The capacitors 62, and 64 are
12 used to create a low impedance for the common mode current which will work against the high
13 impedance exhibited by the input filter. The capacitors 62 and 64 can be created in the structure
14 of the multilayers PBC, which will lead to a cost reductio of the converter and to a better
15 utilization of the multilayers structure. These capacitors can be constructed to comply with the
16 safety agencies by using the recommendations suggested for the transformer compliance with
17 safety agencies, previously discussed.

18 In figure 13 is presented a method for reduction of the parasitic capacitance across the
19 magnetic winding. This is accomplished by shifting the adjacent layers. For a better utilization of
20 the copper, the turn width will vary in such a way to ensure an equal resistance per each turn.
21 The turn width is made larger as one moves from the inside turn to the outermost turn.
22 For higher power applications or in applications which require large currents multiple planar

1 multilayers transformer can be utilized on the same multilayers structure as in depicted in Fig 17.

2 The number of layers in primary 112, 114, 116 and in the secondary 118, 120, 122 of these

3 transformers 106, 120, 122 can be reduced to one, which will allow the use of two layer

4 multilayers structure. Another advantage of this configuration is the fact that the leakage

5 inductance in each transformer can be very low, which will make this configuration ideal for high

6 current and low output voltage.

7 Many alterations and modifications may be made by those having ordinary skill in the art without

8 departing from the spirit and scope of the invention. therefore, the invention must be understood

9 as being set forth above only for the purpose of example and not by way of limitation. The

10 invention is defined by the following claims wherein means may be substituted therein for

11 obtaining substantially the same result even when not obtained by performing substantially the

12 same function in substantially the same way.

What is claimed is:

- 1 1. A power processing device comprising:
 - 2 a) a multilayer printed circuit board having multiple layers of dielectric sheets;
 - 3 b) a first transformer having,
 - 4 1) a first core extending through said layers of dielectric sheets, and,
 - 5 2) a first set of electrically conductive windings, at least one of said windings of
 - 6 said first set of electrically conductive windings contained between two adjoining
 - 7 layers of said dielectric sheets;
 - 8 c) a second transformer having,
 - 9 1) a second core extending through said layers of dielectric sheets, and,
 - 10 2) a second set of electrically conductive windings, at least one of said windings of
 - 11 said second set of electrically conductive windings contained between two
 - 12 adjoining layers of said dielectric sheets; and,
 - 13 d) at least one electrically conductive trace extending between said first set of electrically
 - 14 conductive windings and said second set of electrically conductive windings, said at least one
 - 15 electrically conductive trace totally contained between two adjoining layers of said dielectric
 - 16 sheets.
- 1 2. The power processing device according to claim 1, further including a first shielding
- 2 layer disposed on a first exterior surface of said multilayer printed circuit board above said first set
- 3 of windings.

1 3. The power processing device according to claim 2, further including a second shielding
2 layer disposed on a second exterior surface of said multilayer printed circuit board below said first
3 set of windings.

1 4. The power processing device according to claim 1, wherein said first set of electrically
2 conductive windings and the second set of electrically conductive windings are electrically
3 encapsulated.

1 5. The power processing device according to claim 4, wherein said at least one electrically
2 conductive trace is electrically encapsulated.

1 6. The power processing device according to claim 1,
2 a) wherein said first set of electrically conductive windings include quiet windings; and,
3 b) wherein said first transformer further includes a secondary set of windings positioned to
4 have electrical flow induced therein by said first core, said secondary set of windings positioned
5 proximate to said quiet windings.

1 7. The power processing device according to claim 1,
2 a) wherein said first transformer further includes a secondary set of windings positioned to
3 have electrical flow induced therein by said first core; and,
4 b) further including an open loop positioned to inject a current through parasitic
5 capacitance in said secondary windings having a polarity opposite that of current in said first set

6 of windings.

1 8. The power processing device according to claim 1,

2 a) wherein said first transformer further includes a secondary set of windings positioned to

3 have electrical flow induced therein by said first core; and,

4 b) further including an open loop positioned proximate and on a second side of said

5 secondary windings.

1 9. The power processing device according to claim 1,

2 a) wherein said first transformer includes a secondary winding;

3 b) wherein said second transformer includes a secondary winding;

4 c) wherein the secondary winding of said first transformer and the secondary winding of
5 said second transformer are electrically connected in parallel; and,

6 d) wherein the first set of electrically conductive windings and the second set of

7 electrically conductive windings are electrically connected in series.

1 10. A power processing device comprising:

2 a) a multilayer printed circuit board having multiple layers of dielectric sheets;

3 b) a transformer having,

4 1) a core extending through said layers of dielectric sheets, and,

5 2) a first set of electrically conductive windings, at least one of said windings of

6 said first set of electrically conductive windings contained between two adjoining

7 layers of said dielectric sheets; and,

8 c) a first shielding layer disposed on a first exterior surface of said multilayer printed

9 circuit board above said first set of windings.

1 11. The power processing device according to claim 10, further including a second

2 shielding layer disposed on a second exterior surface of said multilayer printed circuit board below

3 said first set of windings.

1 12. The power processing device according to claim 11, further including an electrically

2 conductive trace contained between two layers of said dielectric sheets, said conductive trace

3 communicating with said first set of electrically conductive windings.

1 13. The power processing device according to claim 10, further including:

2 a) a set of quiet windings contained within said first set of windings; and,

3 b) a secondary set of windings positioned to have electrical flow induced therein by said

4 core, said secondary set of windings positioned proximate to said quiet windings.

1 14. The power processing device according to claim 10, further including:

2 a) a secondary set of windings positioned to have electrical flow induced therein by said

3 core; and,

4 b) an open loop positioned to inject a current through parasitic capacitance in said

5 secondary windings, said injected current having a polarity opposite that of current in said first set

6 of windings.

1 15. The power processing device according to claim 10, further including:

2 a) a secondary set of windings positioned to have electrical flow induced therein by said

3 core; and,

4 b) further including an open loop positioned proximate and on a second side of said

5 secondary windings.

Abstract:

A multilayer structure in which all the magnetic elements have the windings edged in the inner layers and the magnetic core which surrounds the winding has the legs penetrating through the multilayer structure. The interconnection between the magnetic elements and the rest of electronic components is done through the layers of the multilayer board, horizontally and vertically through via. For higher power components special cuts are performed in the multilayer board to accommodate the body of the components which may be connected to an external heatsink. The winding arrangement in the transformer is done in a such way to minimize and even eliminate the common mode noise injected through the capacitance between primary and secondary winding. The input filter is constructed to exhibit a differential and a common mode impedance. Supplementary capacitors are incorporated in the multilayers structure to offer a low impedance to the noise to short it to the source, or for injecting currents of opposite polarity to cancel the common mode current transferred through the transformer's inter winding capacitance and through the parasitic capacitance of the switching elements to the secondary. The insulation between winding can be in accordance with the safety agency requirements, allowing much shorter creepage distances inside of the multilayer PCB structure than in the air due to the compliance with coating environment.




FIG. 1




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4





FIG. 5






FIG. 4







FIG. 5








FIG. 14





FIG. 15





FIG. 16




FIG. 17

1675B.1A.1
Attorney Docket No.

APPLICATION FOR U.S. PATENT
DECLARATION AND POWER OF ATTORNEY

As the below named inventor(s), I/we declare that my/our residence, post office address, and citizenship are as stated below next to my name; that I/we have read and understand the contents of the attached specification, including the claims as amended by any amendment specifically referred to herein; that I/we verily believe that I/we am/are the original, first and sole inventor(s) of the invention entitled as set forth below, which is described and claimed in the attached specification; that I/we do not know and do not believe that the same was ever known or used in the United States of America before my/our invention thereof, or patented or described in any printed prior publication in any country before my/our invention thereof, or more than one year prior to this application; or in public use or on sale in the United States of America more than one year before the date of this application; that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me/us or my/our legal representatives or assigns more than twelve months prior to this application; that no application for patent or inventor's certificate on the invention has been filed by me/us or my/our legal representative(s) or assigns in any country foreign to the United States of America; and that I/we acknowledge my duty under 37 CFR 1.56(a) to disclose information of which I/we am/are aware which is material to the examination of this application.

TITLE OF INVENTION: Low Noise Full Integrated Multilayers Magnetic
For Power Converters

INVENTOR(S):

Full Name: Jitaru Ionel
 (last) (first) (middle)
Residence: 2378 N. Sun Lake Place Tucson, Arizona 85769
 (street) (city) (state) (zip)
Post Office Address: SAME AS ABOVE
 :
Citizenship: USA

POWER OF ATTORNEY: As the named inventor(s), I/we hereby appoint the following attorney(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

(1) Mark E. Ogram

Registration No. 30343

SEND CORRESPONDENCE TO:
Mark E. Ogram, P.C.
8040 S. Kolb Road
Tucson, AZ 85706

DIRECT TELEPHONE CALLS TO:
Mark Ogram: (520) 574-3399

I/we further declare that all statements made herein of my/our own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine, or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor(s): Mark E. Ogram

Date: 11/05/1999